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Chip multi-core processors (CMPs) are the preferred processing platform across different domains such
as data centers, real-time systems and mobile devices. In all those domains, energy is arguably the most
expensive resource in a computing system. Accurately quantifying energy usage in a multi-core environment
presents a challenge as well as an opportunity for optimization. Standard metering approaches are not
capable of delivering consistent results with shared resources, since the same task with the same inputs
may have different energy consumption based on the mix of co-running tasks. However, it is reasonable for
data-center operators to charge on the basis of estimated energy usage rather than time since energy is
more correlated with their actual cost.
This paper introduces the concept of Sensible Energy Accounting (SEA). For a task running in a multicore
system, SEA accurately estimates the energy the task would have consumed running in isolation with a
given fraction of the CMP shared resources. We explain the potential benefits of SEA in different domains
and describe two hardware techniques to implement it for a shared last-level cache and on-core resources in
SMT processors. Moreover, with SEA, an energy-aware scheduler can find a highly efficient on-chip resource
assignment, reducing by up to 39% the total processor energy for a 4-core system.
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1. INTRODUCTION
Energy is becoming the most expensive resource in computing systems and this trend
will continue as the price of energy continues to rise (increasing in recent years by up
to 70% in several European countries [statistics 2014]). Under these circumstances,
metering energy consumption of a computing system enables energy optimizations
and hence ultimately helps to reduce system operation costs. In a datacenter or super-
computing setting, charging users for energy rather than time makes sense because
energy usage is more proportional to the cost of operations. The establishment of multi-
core and manycore as the de facto hardware paradigm across most computing domains,
together with increasing core counts in each new generation, highlights the need for
energy metering. Furthermore, applications are increasingly diverse, with many dif-
ferent providers and quite different energy profiles. Thus, accurate energy metering
and optimization techniques are essential.
There are two main approaches when it comes to metering energy usage in a com-
puting system:
— Per-Component Energy Metering (PCEM) derives the energy consumed by the main
hardware components such as CPU and memory. For instance, in the case of smart-
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Fig. 1. Energy usage of namd, astar, and libquantum in different workloads w.r.t their energy usage when
executed in isolation with a fair share of resources.
phones, several techniques [Pathak et al. 2011; Carroll and Heiser 2010; Nokia 2012]
estimate overall system energy consumption, breaking it down per component (e.g.
CPU, memory). Many proposals [Bircher and John 2012; McCullough et al. 2011;
Pusukuri et al. 2009] use performance monitoring counters (PMCs) or system events
such as system calls to carry out such measurements. Power models rely on collect-
ing data from a set of PMCs, and voltage and temperature information, to estimate
power through correlation.
— Per-Task Energy Metering (PTEM) [Liu et al. 2013; Liu et al. 2014] estimates the
energy actually consumed by each application simultaneously running in a multicore
system. The main challenge of PTEM is dealing with shared hardware resources,
as the energy consumption of applications significantly changes depending on the
co-running applications. Unfortunately, PTEM metered energy for a given task is
effected by the behavior of other tasks running on the same processor. We regard
as inappropriate that the same program with the same inputs should be assigned
different energy costs based on factors beyond the end user’s control.
This paper makes the case for Sensible Energy Accounting (SEA). Given a workload
composed of n tasks2 T1, T2, . . . , Tn running on a processor with n hardware threads
(e.g., n single-threaded cores), SEA consists of estimating, for a given task Ti, the en-
ergy that it would have consumed if it had run in isolation with a given fraction of the
hardware resources denoted fhr. Thus, SEA does not give the actual energy consump-
tion of a task, but rather an abstraction of the energy consumption that the end-user
can rely on to be fair and consistent.
Let us illustrate the concept of SEA and how it differs from PTEM with an example.
We simulate several SPEC CPU 2006 benchmarks on a 4-core multicore architecture
comprising a shared last-level cache3 and the PTEM technique [Liu et al. 2013]. We
2In this paper, we use the term task to refer to hardware threads belonging to a single-threaded application.
3The experimental setup is described in Section 4.3.
choose namd, astar and libquantum benchmarks since they have different LLC utiliza-
tion levels. We run each benchmark as part of 4 different 4-task workloads. The other
3 tasks in the workloads are only considered as co-runners, affecting the LLC behavior
of the target benchmark. For instance, workload 1 comprises 3 copies of namd, which
will cause almost no conflict to the target benchmark in the LLC. In contrast, workload
4 comprises 3 copies of libquantum, which makes the most intensive LLC use across
those benchmarks. Workloads 2 and 3 have a mix of benchmarks to show some inter-
mediate points in terms of LLC contention. Figure 1 shows the energy metered to the
target benchmark in the workload, which is normalized to the energy the benchmark
consumes when it runs in isolation with a fair-share of the cache (i.e. 1/4 in our case).
We observe that, despite the fact that each benchmark executes exactly the same in-
structions in each run, the energy it consumes significantly varies depending on the
co-running applications. Sometimes the benchmark consumes much more energy, up to
2.2x, than when it runs in isolation with 1/4 of the cache, and other times it consumes
as little as 11% of that.
This inconsistency is particularly problematic in environments where users are
charged for the usage of resources including energy. Users running the same appli-
cations with the same inputs would observe different energy profiles for their applica-
tions and hence would unfairly receive different amounts billed. SEA helps by provid-
ing, for every task in a workload, the energy it would have consumed if run in isolation
with a fair share of the shared resources. The energy charged is not exactly the energy
consumed, but it is far more fair for end users (their billing solely depends on their
own tasks) and still appropriate for the data center operator since typically actual en-
ergy consumed is lower than energy accounted due to using non-partitioned shared re-
sources. Note that those energy savings for the operator can be shared with end users
by applying discounts for a mutual benefit. In this case, we assume that fhr = 1/N ,
where N is the number of hardware threads (cores in this case) in the system. The best
value of fhr may vary across domains as shown in the following sections.
In this paper, we develop the concept of SEA from a theoretical point of view and
discuss how it can contribute to different computing domains. Secondly, focusing on
the on-chip resources, we present a low-overhead hardware mechanism to obtain SEA
for a shared last-level cache in a multicore architecture. Our results show that SEA
allows saving up to 39% of energy if used for scheduling purposes. Finally, we present a
SEA mechanism for on-core resources taking into account simultaneous multithread-
ing (SMT). Our results show that prediction error is only 5% on average for the core
and between 4% and 8% on average for the whole chip when using SMT cores and
a shared last-level cache. We also show how SEA attains much higher accuracy than
other state-of-the-art mechanisms such as evenly splitting the energy across tasks or
distributing it based on several metrics (number and type of instructions, etc.).
The rest of this paper is organized as follows. Section 2 provides background on the
different sources of energy consumption and existing approaches for energy metering
and performance accounting. Section 3 explains our theoretical approach towards SEA.
Section 4 presents SEA for a shared on-chip cache and its experimental results, while
Section 5 presents the approach and evaluation for SEA for the core resources and
integrates it with SEA for shared caches to cover the whole chip. Finally, Section 6
draws the main conclusions of this work.
2. BACKGROUND ON ENERGY METERING
SEA comprises two main building blocks: PTEM techniques and performance (CPU)
accounting techniques. In this section we elaborate on the state of the art for both.
Table I. PTEM and performance accounting in 2 workloads
h264ref calculix povray namd
PTEM, EPI(nJ) 0.41 0.25 0.39 0.27
CPU utilization 68% 83% 75% 64%
h264ref milc sjeng gcc
PTEM, EPI(nJ) 0.73 0.70 0.43 0.82
CPU utilization 24% 86% 45% 75%
2.1. Per-Task Energy Metering
As energy costs rise, interest in energy metering continues to increase in different
computing domains from datacenters to smartphones [Pathak et al. 2011; Carroll and
Heiser 2010; Nokia 2012]. PCEM techniques [Bircher and John 2012; McCullough
et al. 2011; Pusukuri et al. 2009] focus on single-core architectures or multicores in
which only one application is executed at one time and provide per-component energy
estimations. However, processors incorporate an increasing numbers of cores, each im-
plementing SMT, and running several applications with different energy profiles.
In this scenario it is essential to determine energy consumption for each task. Shen
et al. [Shen et al. 2013] proposed a request-level OS mechanism to meter power con-
sumption of each server request based on PMCs [Bellosa 2000]. The authors consider
both active and maintenance power and attribute it to the responsible server requests.
However, per-task energy estimates obtained with this approach cannot be validated
since, as stated by the authors, “Request executions in a concurrent, multi-stage server
contain fine-grained activities with frequent context switches, and direct power mea-
surements on such spatial and temporal granularities are not available in today’s sys-
tems”.
Liu et al. [Liu et al. 2013] covered this gap by proposing new hardware support for
accurate PTEM in multicores. The authors propose tracking utilization of hardware
resources for each task, including activities they have incurred and the fraction of
resources they have used, to determine their fraction of energy used. Results show
that under different workloads, the variation of metered energy to some particular
tasks can vary in the range of [−25%,40%] with respect to their average energy.
2.2. Performance Accounting in Multicores
The concept of SEA is inspired by CPU accounting [Luque et al. 2009] developed for
multicores [Luque et al. 2012] and for SMT cores [Luque et al. 2013; Eyerman and
Eeckhout 2009; Eyerman et al. 2006]. CPU accounting measures the CPU utilization
of a given task during a period of time when it runs on a multithreaded processor.
CPU utilization depends on both the time the task is scheduled on the CPU and the
progress (or slowdown) the task experiences with the multicore. The latter is computed
by determining which accesses to shared resources of a given task are delayed due to
conflicts with other running tasks. For instance, if a task runs for a period of 1,000
cycles in which it suffers a slowdown of 30%, its progress is 70% of what it would
be w.r.t. its execution with a fair share of the resources. Thus, it is only accounted
1, 000× 0.7 = 700 cycles.
Performance accounting has been shown to be a powerful tool for performance opti-
mization. For instance, it can be used to predict the performance with different degrees
of contention to co-locate applications within the system. Results show that individual
application’s performance can be improved by up to 22% and system utilization can be
increased by 50% to 90% [Mars et al. 2010; Tang et al. 2011; Mars et al. 2011].
Using CPU accounting to scale energy estimated by PTEM as a way to achieve sen-
sible energy accounting leads to inaccurate results. For instance, instruction mix and
data locality have large impact on energy that cannot be distinguished with CPU uti-
lization. To illustrate this point consider the execution of benchmark h264ref under
two different 4-task workloads as shown in Table I. In the first workload h264ref incurs
an Energy-Per-Instruction (EPI) of 0.41 nanojoules (nJ) and it is accounted 68% of CPU
utilization, while in the second workload, h264ref incurs 0.73 nJ EPI and accounts for
24% CPU utilization. One intuitive way to scale energy is to map CPU utilization to
resource utilization. In this case, this method estimates that under any resource uti-
lization ru and EPI h264ref would incur SEAru = Nins ∗ ru ∗ EPI (where Nins stands
for the instruction count). So in the first workload SEA0.68 = Nins ∗ 0.279 (0.41 ∗ 0.68)
and in the second SEA0.24 = Nins ∗ 0.175 (0.73 ∗ 0.24). As shown, the discrepancy
across energy estimates in different workloads is huge across workloads (around 60%)
if only CPU accounting is used and thus, sensible energy accounting is needed.
2.3. Breaking down total energy
Energy is conventionally divided into two main components: dynamic and leakage.
In this paper, we further divide dynamic energy into active and maintenance en-
ergy [Shen et al. 2013].
Dynamic active energy corresponds to the energy consumed performing those ac-
tions needed by the instructions executed, such as the energy used to read a register or
to issue an instruction. Conversely, dynamic maintenance energy is the energy wasted
in useless activities not triggered by any particular instruction such as precharging
bitlines in SRAM arrays when no one accesses those arrays, or the energy used by the
selection logic in the issue queue when no instruction is ready. A perfect power gating
scheme would avoid all maintenance energy consumption.
Finally, all energy wasted due to imperfections of the process technology (e.g., cur-
rent leaks, short circuits from supply to ground, etc.) is considered leakage energy.
3. SENSIBLE ENERGY ACCOUNTING IN MULTICORES
In this section we introduce our theoretical approach towards SEA showing some cross-
domain applications of SEA and present the scenario considered in the rest of the
paper.
3.1. Theoretical Approach to SEA
SEA estimates an accounting for each task Ti while it runs with other tasks (i.e. as a
part of a workload), the energy it would have consumed, EfhrTi , if it had run in isolation
with a certain fraction of hardware resources, fhr. Note that, in this abstract model,
when running in isolation, Ti would be granted access to that fraction of resources, but
is prevented from using more, although with shared resources Ti’s usage may be more.
Interestingly EfhrTi has to be estimated while Ti runs simultaneously with other
tasks. In varied workloads, Ti can receive more or fewer resources than fhr, depending
on co-runners. SEA must provide an accurate EfhrTi , regardless of the particular usage
of hardware resources that other tasks have4.
Note that SEA’s accounting model is conservative. It is possible that a given task
may negatively affect co-running tasks by e.g. thrashing the cache. In this case SEA’s
abstract metering model would assign an overall energy cost to the tasks that is less
than the actual cost to the provider. For this work, we assume that such situations
would be dealt with by other means, e.g. migrating cache-thrashing or other misbehav-
4The SEA hardware support proposed in this paper is able to estimate the energy a task should be accounted
under several values of fhr at once, not just one. For the sake of clarity we will be talking about a single
fhr value without loss of generality.
ing tasks to cores where they can do less damage. SEA provides the means to detect
those situations.
Problem Statement. Let’s define W as a set of workloads composed of N tasks,
in which a given task Ti is always present. Further define Wj ∈ W as Wj =<
T
Wj
i , T
Wj
j1
, . . . , T
Wj
jN−1 >, where T
Wj
i corresponds to the actual execution of Ti in the
workload Wj , and T
Wj
jk
are any other tasks executing in the workload. In this sce-
nario, the energy accounted to task Ti in a workload Wj , Efhr(T
Wj
i ), has to be as close
as possible to the energy consumed in isolation with the same resource usage fhr by
this task, EfhrTi . This means that with SEA, for any workload Wj ∈ W, we expect that
EfhrTi = E
fhr(T
Wj
i ).
Next we illustrate two concrete applications of SEA, one of them particularly suit-
able for environments in which users are charged by the use of resources they incur
and a second suitable across multiple domains.
Billing. When billing users for their use of resources, it is desirable to ensure that
the same execution of the same application with the same input data result in the
same charge. However, as shown in Figure 1, the energy consumed by a task can vary
drastically depending on the co-runners. In this scenario, SEA can be deployed with
fhr = 1N , where N is the number of hardware threads (i.e. the number of cores in a
multicore processor) so that fhr corresponds to a fair share of the resources. Each task
Ti is always charged E
1/N
Ti
which is independent of the actual energy consumed by the
task, since the latter depends on Ti co-runners. If the actual energy consumed when
running a workload Ewld is smaller than the energy accounted
∑N
i=1E
1
N
Ti
the owner of
the data center benefits from the
(∑N
i=1E
1
N
Ti
− Ewld
)
energy not actually consumed.
This encourages the datacenter owner to apply SEA, while the user enjoys workload-
independent accounting. In our view, if Ewld >
∑N
i=1E
1
N
Ti
it should be the data center
owner taking this extra cost, since assigning it to any task or proportionally to all
tasks will break the principle of workload-independent energy accounting. As men-
tioned before these situations can be prevented by for instance properly allocating
cache trashing tasks.
Energy optimization. Energy efficiency is pursued in all computing domains. Pre-
dicting the energy consumed by each task (or the system as a whole) under an arbi-
trary workload a priori is complex due to the many different ways the tasks composing
the workload can interfere with each other. SEA can help in this respect. As we show
later, SEA hardware support allows predicting the energy consumed by each task with
an arbitrary fraction of the resources (fhr). For a discretized number of m valid val-
ues F = {fhr1, ..., fhrm} for fhr, SEA can predict the energy consumed by any task
with any of those fractions of resources, resulting in m estimations. If this is done
for every task in the workload we can identify the resource partition that minimizes
the total energy consumed by all tasks: FHRmin = min
∑
iE
fhrij
Ti
with
∑
i fhrij = 1
5,
and ij ∈ [1, N ]. Note that partitioning of shared resources is not needed by SEA. This
example assumes it as a way to implement this optimization.
For instance, let assume a 2-core processor with single-threaded (i.e. non-SMT) cores
comprising a shared 4-way last-level cache implementing way partitioning. Further
assume two tasks T1 and T2 so that energy consumption under each different frac-
5Note that we could distribute less than 100% of the resources, but for the sake of simplicity we assume that
all resources are used by running tasks.
Table II. Synthetic example of energy consumption (in arbi-
trary units) under different fractions of resources
E1/4(Ti) E
2/4(Ti) E
3/4(Ti) E
4/4(Ti)
T1 1.7 1.4 1.0 1.3
T2 1.1 1.0 1.1 1.3
tion of LLC is as shown in Table II. We can see that total energy is minimized when
FHRmin =< 3/4, 1/4 >, as this leads to a total energy of 2.1 units. Any other partition
leads to higher energy consumption. Also, if tasks are given the whole LLC space and
executed serially, energy would also be higher (2.6 units) than for FHRmin.
3.2. SEA for On-Chip Resources in Multicores
SEA can be applied to any component of a computing system. In this paper we focus
on on-chip resources in multicore processors, since the CPU is one of the major energy-
consuming hardware blocks. In particular we focus on a homogeneous multicore archi-
tecture deploying a shared last-level cache as the one described in section 4.3.
SEA, as shown later, incurs some hardware overheads. As a result SEA must be
applied judiciously, taking into account the tradeoff between accuracy in the energy
predictions and hardware cost. With that goal, on the one hand, we only apply SEA
to those resources that account for most of the energy consumed on-chip. We first con-
sider the LLC of multicores. In a second step, we consider SMT cores whose resources
are shared (i.e. the core itself, L1 data and instruction caches). On the other hand, ac-
counting the energy for all possible fractions of resources would be infeasible. Hence,
we focus on a set of predefined fractions. We consider each resource as a separate entity
with a set of predefined granularities that represent the relative amount of resources
assigned. In general, we will have granularities g = MN , where M ≤ N .
For the LLC, we consider only set-associative caches in this paper, and define cache
ways as the atomic granularity unit. For instance, in a 4-way LLC, N is 4, then, M is a
integer in the range of (0, 4]. 14 LLC for task Ti means Ti can use 1 way in each set of the
LLC. Note that, although SEA partitions the resources for accounting purposes, this
is applied only to an abstract model to estimate energy consumption. SEA can target
either shared or partitioned resources.
For the core, we use the fetch bandwidth as N , so that fetch bandwidth determines
the partition granularity. Then, all other resources in the core, including all hardware
blocks and bandwidths, are partitioned with the same degree. For instance, in an SMT
core fetching up to 4 instructions per cycle, if Ti is given 14 of the core, it receives
1
4
fetch bandwidth, 14 registers,
1
4 issue queues entries,
1
4 L1 ways, etc. By doing so we
have a limited number of possible partitions for each hardware resource and their
granularities facilitate the hardware implementation of such partitions.
The main challenge for SEA is how to compute EfhrTi for any task and any valid
fraction of the resources. In the next sections we present our approaches in steps,
first for a multicore processor where only the LLC is shared, and then for a processor
where both core slices and LLC are shared. In both cases, we first propose an ideal
SEA mechanism, and then we propose a efficient solution with hardware support that
approximates such ideal values, assessing how our implementation of SEA performs
in comparison with the ideal scenario.
4. SEA FOR MULTICORES: THE LLC
This section presents our approach for SEA in the presence of a shared LLC. First, we
describe an ideal SEA model. Then we propose an accurate, yet low-cost, implementa-
tion. Finally, we evaluate the accuracy of our implementation and illustrate the use of
SEA for LLC in a practical case study.
4.1. Ideal SEA for the LLC
As explained in Section 2.3 dynamic active energy is proportional to the number of LLC
accesses performed by Ti. Maintenance energy and leakage energy are proportional to
the time and the fraction of the LLC used by Ti.
Sensible LLC active energy accounting. The key insight to accurately account
for active energy, Eact, is that each action type in the cache incurs different energy
consumption. For instance, a write operation requires more energy than a read. Hence,
in the ideal case, we should collect the number of events of each action type that a task
experiences with a given fraction MN of the LLC space, denoted
M
N LLC:
E
M
N
LLC
act (Ti) =
ActionTypes∑
j=1
Num
M
N
LLC
actionj
(Ti)× ELLCactionj (1)
where ELLCactionj stands for the energy per access to LLC of type actionj (e.g., read-
hit, write-miss, etc.). Num
M
N LLC
actionj
(Ti) is the number of LLC accesses of type actionj
performed by the task Ti if it is given M out of the N LLC ways.
The difficulty lies in estimating Num
M
N LLC
actionj
(Ti) for any valid value of M (number of
cache ways) when Ti runs as part of a workload using a fully-shared LLC. This is so,
because under each workload Ti may receive a variable number of cache space which
affects the number of events of each action it has.
Sensible LLC maintenance energy accounting. The dynamic maintenance en-
ergy of the LLC is the energy consumed during idle periods due to useless activities
such as, for instance, clocking and precharging bitlines when no access occurs. Poten-
tially, LLC maintenance energy consumption could be avoided if we turn off unused
LLC parts (e.g., banks, lines, etc.). The fact that they are used by tasks prevents us
from turning them off, so we account maintenance energy proportionately to the cache
space each task is entitled to use. Thus, maintenance energy to be accounted to Ti
given a fraction MN of the LLC space is the same fraction of the total maintenance
energy. Such total maintenance energy is the one that would be consumed assuming
that the LLC is idle when Ti does not use it. Thus, maintenance energy is accounted
as follows:
E
M
N
LLC
main (Ti) =
M
N
× PLLCmain ×
(
ExecT ime
M
N
LLC(Ti)−
∑ActionTypes
j=1 Num
M
N
LLC
actionj
(Ti)× LatencyLLCactionj
)
(2)
PLLCmain is the LLC maintenance power, ExecT ime
M
N LLC(Ti) is the total time task Ti
when executed with MN LLC ways, and Latency
LLC
actionj
stands for the latency of an ac-
tion of type actionj . PLLCmain and LatencyLLCactionj can be provided by the chip vendor. How-
ever, some parameters still need to be determined such as Num
M
N LLC
actionj
(Ti), which is also
needed to account active energy, and the execution time that would be had with exactly
M
N LLC ways, ExecT ime
M
N LLC(Ti). Note that such execution time cannot be easily es-
timated from the actual execution time when running as part of a workload sharing
the LLC given that inter-task interferences in the LLC may increase execution time,
and Ti may use more than MN cache space, thus decreasing its execution time.
Sensible LLC leakage energy accounting. Finally, accounting leakage energy to
Ti for a given fraction MN of the LLC space can be done based on the leakage energy
per time unit, the fraction of cache space used and the execution time of Ti as follows:
ELLCleak (Ti) =
M
N
× PLLCleak × ExecT ime
M
N
LLC(Ti) (3)
PLLCleak is the LLC leakage power. As for the maintenance energy, we need to deter-
mine ExecT imeMN LLC(Ti).
4.2. Implementation of SEA for the LLC
The accounting mechanism introduced in Section 4.1 is based on the estimation of the
number of LLC accesses of each type (for active and maintenance energy accounting)
and execution time task of Ti (for maintenance and leakage energy accounting) with
M
N ways of the LLC. Next we describe affordable ways to approximate accurately those
values.
Estimating access counts. Our approach to estimate the number of LLC accesses
of each type when MN ways of the LLC are used relies on the Auxiliary Tag Directory
(ATD) proposed by Qureshi and Patt [Qureshi and Patt 2006], which focuses on a least
recently used (LRU) replacement policy. The LLC is shared among all tasks each of
which keep a local copy of the tag directory, the ATD, that is only updated with the
accesses of the owner task. If the LLC implements LRU, one can predict whether an
access would hit in the LLC for any number of cache ways M lower or equal to the
actual number of LLC ways (N ). This is so because LRU keeps in each set the position
in the LRU stack of each address, and so the order in which they will be evicted if they
are not reused. For instance, if in a 4-way LLC we access addresses A,B,C,D such
that they are placed into the same set, the LRU stack, from the most recently used
(MRU) entry to the LRU entry is as follows: < D,C,B,A >, thus meaning that if a
new cache line is fetched into this set A will be evicted.
Based on the LRU stack one can determine whether a given access would hit or miss
with M ways (where M ≤ N ) by simply checking if it hits any of the M MRU entries.
For instance, in our example, if we want to know whether accesses would hit in a 2-
way cache given the LRU stack of the 4-way cache, we only need to check whether it
hits in the 2 most recently accessed entries. In our example, only accesses to D and C
would be hits. In general, we can set up N + 1 counters, C1, ...CN+1 so that Ci where
1 ≤ i ≤ N is incremented every time there is a hit in the wayi of any cache set, and
CN+1 is incremented ifX misses in all cache ways. Then, the number of hits and misses
for MN ways of the LLC is obtained as:
Num
M
N
LLC
hit (Ti) =
M∑
j=1
Cj (4)
Num
M
N
LLC
miss (Ti) =
N+1∑
j=M+1
Cj (5)
If different types of accesses have different energy consumptions (e.g., read and write
operations), then N + 1 counters need to be kept by each operation type so that each
access updates the counter corresponding to its type. In practice, pseudo-LRU re-
placement is commonly used for LLCs. Although the ATD has been devised originally
for LRU caches, it has been shown to be highly accurate if pseudo-LRU is used in-
stead [Kedzierski et al. 2010]. Adapting the ATD to other replacement policies is left
as future work and beyond the scope of this study.
Therefore, the ATD allows computing the number of accesses of each type
(Num
M
N LLC
actionj
(Ti)). However, keeping one ATD per thread may be over costly. Thus, the
authors in [Qureshi and Patt 2006] propose the Sampled ATD (SATD), which relies
on keeping the tags only for a reduced number of the cache sets. For those sets it is
also computed the overall hit probability for the different number of ways, h1, ..., hN ,
so that on an access to a set not present in the SATD, which will likely be the case
of most accesses, can be predicted to be a hit or a miss. For that purpose, we use a
Monte Carlo approach, that offers a high degree of accuracy and can be applied to each
access at runtime. In particular, a random number RN is generated in the range [0, 1].
This random number, RN and the actual hit probabilities for each number of ways,
h1, ..., hN , are used to decide whether the current access should be a hit or a miss un-
der each number of ways. Given that increasing the number of cache ways can only
increase the hit rate6, we have that hi ≤ hi+1 for 1 ≤ i < N . In order to mimic a given
hit probability h (e.g., h = 0.7), we use RN such that the access is a hit if RN ≤ h
and a miss otherwise. Thus, we have to find the value of k where 1 ≤ k ≤ N + 1 so
that hk−1 < RN ≤ hk. Such k value indicates that the access is a hit for caches with
M ≥ k. For instance, in our example of a 4-way cache we could have hit probabilities
0.2, 0.3, 0.7, 0.9. If RN = 0.6 then k = 3 as RN is between h2 and h3, thus meaning that
the access is assumed to be a hit if M ≥ 3, so if the thread is given 3 or 4 LLC ways.
Similarly, if RN = 0.95 then k = 5, thus meaning that the access is a miss for any
number of ways in the LLC.
The SATD trades hardware cost for accuracy: the lower the number of sets sampled,
the lower the cost but the lower the accuracy. The particular degree of sampling used
for the SATD is indicated later in the results section.
Estimating the execution time with a given cache fraction. CPU accounting
for multicores, introduced in [Luque et al. 2009], relies on using the ATD to decide
whether each cache miss for a task Ti would hit or miss with a given fraction of the
cache (typically a fair share of the cache space). A miss is caused by inter-task interfer-
ences if the access hits in the task’s local ATD and misses in the LLC. In that case, if
the processor stalls, the cycles needed to serve the miss are not ‘accounted’ to the task,
meaning that the task would not suffer that miss, and hence the associated penalty,
if it had run a given share of the cache. Similarly, this CPU accounting mechanism
accounts extra cycles to Ti in case of an LLC hit that would have been a miss if Ti had
run with a given fraction of the cache space .
This CPU accounting mechanism can be used to estimate the execution time that a
task would have used to run with a given fraction of the resources, ExecT imeMN LLC(Ti).
This helps estimating the maintenance and leakage energy for a task since they are
affected by the time the task would run with a given fraction of the resources. Hence,
we extend the CPU accounting mechanism for an N -way LLC to estimates the ex-
ecution time of the task under any fraction of cache ways (MN where 1 ≤ M ≤ N ).
CPU accounting uses the ATD as if the full cache is allocated to the task Ti. Cache ac-
cesses are considered to hit if they hit in the ATD, and to miss otherwise. In our case,
we want to retrieve such information for different numbers of cache ways. The ATD
provides such information by considering only those M entries closer to the MRU po-
sition. Thus, given a cache access we can determine whether it would hit in any cache
with 1 ≤ M ≤ N cache ways by checking the M ATD entries closer to the MRU po-
6Given a cache with X ways, increasing its size by any number of ways (Y ) so that its total number of ways
becomes X + Y , can only have a hit rate higher or equal than with X ways only. This is so because the
LRU stack for the X ways closer to the MRU position in the X + Y cache is identical to the LRU stack of
the X-way cache. Thus, all accesses hitting in the X-way cache will hit in the X ways closer to the MRU
position in the X + Y -way cache. Then, the remaining Y ways may provide some more hits.
Table III. Processor Configuration
Chip details
Core count 2, 4 and 8
Core type 1-, 2-thread SMT (Section 5)
Core details
Core type out-of-order
Fetch, issue, 4 instr/cycle
commit bandwidth
Issue queues size 48/48/48 entries for INT/FP/LS
Register file 80 INT, 80 FP
Inst L1 32KB, 4-way, 32B/line (2 cyc)
Data L1 32KB, 4-way, 32B/line (2 cyc)
Inst TLB 256 entries fully-associative (1 cyc)
Data TLB 256 entries fully-associative (1 cyc)
Shared L2 Cache
Unified L2 2, 4MB, 16-way, 13/300 cyc hit/miss
sition. Then, we can use such information to perform CPU accounting simultaneously
for all different cache sizes. For each task we need N cycle accounting (CA) registers,
CA1, ..., CAN , which are updated as described in [Luque et al. 2012], but where the
decision on whether an access should be a hit or a miss – and so how CPU cycles need
to be accounted – for CAM is done assuming MN cache ways. Finally, note that CPU
accounting can be implemented on top of the SATD with the same pros and cons as for
counting the number of events of each type.
Overall, hardware requirements of the SEA for the LLC approach include a SATD
for each task, the minimal logic and registers for accounting the CPU cycles per task
introduced by Luque et al. [Luque et al. 2012], and N+1 counters per task to obtain
access counts for different numbers of LLC ways at once.
4.3. Evaluation
In this section we assess the accuracy of SEA estimations for the LLC7. We also com-
pare SEA with other intuitive methods that could be used to account LLC energy con-
sumption. Finally, we illustrate by means of a case study how SEA can be used for
energy optimization.
4.3.1. Experimental Setup. We use an enhanced version of SMTSim [Tullsen et al. 1998]
extended with power models analogous to those of Wattch [Brooks et al. 2000] and Mc-
PAT [Li et al. 2009]. Those power models are built on top of CACTI 6.5 simulation
tool [Muralimanohar et al. 2009]. CACTI is a flexible tool modeling delay, energy (ac-
tive and leakage) and area of cache memories and SRAM-based arrays. We assume
CMP architectures with single-threaded cores (SMT cores are covered in Section 5).
Each core has private data and instruction L1 caches, and a shared on-chip last-level
cache (LLC) accessed through a shared bus. Details can be found in Table III. We have
4 processor setups, 1, 2, 4, 8-core setups.
Benchmarks.. We use traces collected from the whole SPEC CPU 2006 benchmark
suite using the reference input set. Each trace contains 100 million instructions, se-
lected using the SimPoint methodology [Sherwood et al. 2001]. Benchmarks in a work-
load are re-run until all of them have executed at least once.
Running all N-task combinations is infeasible as the number of combinations is too
high. Hence, we classify benchmarks into two groups depending on their memory be-
7Due to our proposed modifications to the microprocessor design, it is necessary to evaluate SEA in simula-
tion rather than on real hardware.
havior. Benchmarks in the memory group (denoted MEM ) are those presenting an
LLC miss rate higher than 1%, that is: mcf, milc, lbm, libquantum, soplex, gcc, bwaves
and omnetpp. The rest of the benchmarks are CPU (ILP ) bounded and are denoted
ILP . From these two groups, we generate 3 workload types denoted I, M and X de-
pending on whether all benchmarks belong to group ILP , MEM or a combination of
both.
We generate 8 workloads per group and processor setup. Benchmarks in each work-
load are randomly picked out from all the benchmarks of the corresponding type. In
the case of X, half of the benchmarks belong to ILP and the other half to MEM . We
do not put any constraint on whether benchmarks can repeat in a particular workload
since the random selection of benchmarks is always performed out of the correspond-
ing (original) group of benchmarks.
Metrics. In order to evaluate the accuracy of SEA, we use as a reference the actual
energy consumption of a benchmark when it runs alone with the corresponding re-
source fraction. For instance, if we aim to estimate the LLC energy of a benchmark
when it has only half of the LLC ways, the reference is a single-core processor setup
with an LLC with half of the cache ways where the benchmark runs alone. Hence, in
each experiment, we measure the prediction error of each model with respect to the ac-
tual energy consumed when one task runs with the specified fraction(MN ) of resources
alone, which is computed as follows:
PredictionError =
∣∣∣∣∣1− EnergyAccountmodelEnergyConsumM
N
∣∣∣∣∣ (6)
4.3.2. Other Accounting Mechanisms. For the sake of completeness, we consider the en-
ergy estimates with some other intuitive and simplified models:
(1) Evenly split model (ES). This model assumes that energy consumption is split
evenly across tasks during the execution of the program. Note that this model is
only applicable when fhr = 1/N .
(2) Proportional To Access (PTA). PTA is an simple approach based on distributing the
LLC energy proportionally to the number of accesses performed by each task.
(3) PTEM. As mentioned before, PTEM meters the energy consumption for each task
based on the utilization of resources, including the activities incurred by each task
and the fraction of resources used.
4.3.3. SEALLC Accuracy Evaluation. In our multicore architecture with single-threaded
cores the main sources of inter-task interferences are the LLC and the shared bus. Our
results show that the latter has negligible consumption in our architecture so we do
not consider it for SEA as it does not pay off the extra hardware requirements.
We start analyzing SEA results for a given 4-task workload consisting of the fol-
lowing benchmarks: namd that has few LLC accesses regardless of the space avail-
able; astar that accesses LLC often and whose LLC misses increase sharply when LLC
space is decreased; sphinx3 that also has frequent accesses to LLC, but its LLC misses
mildly increase when LLC space decreases; and libquantum has large amount of LLC
accesses but barely reuses the data in LLC , so it is highly insensitive to the available
LLC space and produces constant evictions.
From a single run of these benchmarks, SEA is able to obtain predictions of the en-
ergy that each benchmark would consume running in isolation under any partition of
the cache. We evaluate SEA accuracy by comparing those predictions with the actual
consumption each task has under each cache partition setup, see Figure 2. We can see
Fig. 2. SEALLC prediction error for a workload consisting of benchmarks astar, libquantum, namd, and
sphinx3 in a 16-way associative LLC
that the error of SEA, which is computed as shown in Equation 6, is low for all cache
partitions with a deviation of up to 4% and an average error always below 1.8%. In
general, the prediction inaccuracy of SEA mainly comes from two sources: the estima-
tion of the number of cache accesses by sampling the ATD and performance accounting
based on estimating the number of extra cache misses with a given cache size and con-
flict misses incurred by co-runners. Some benchmarks show higher accuracy for a dif-
ferent cache partition. For instance, namd and libquantum, whose miss counts barely
change with their varied given cache size, obtain highly accurate estimations across
all cache sizes. Somewhat, higher variations are observed for those benchmarks that
are more sensitive to the space available, such as astar and sphinx3 with no particular
trend w.r.t. the number of cache ways. Oscillations for different numbers of cache ways
are mainly caused due to the fact that active, maintenance and leakage energy are es-
timated separately, which may compensate or aggregate estimation errors depending
on whether each source of energy consumption is overestimated or underestimated for
a given number of cache ways. Still, prediction error is rather low.
For the next experiment we focus on the case in which fhr = 1/N , i.e. SEA predicts
when each benchmark receives a fair share of the LLC. Figure 3 shows the prediction
error of the different models under 4-core and 8-core CMP setups: ES, PTA and PTEM.
Two versions of SEA are evaluated: with full ATD and with SATD.
As we can observe from the figure, ES, PTA and PTEM fail to accurately predict the
energy to account to each task. This is expected as those models do not capture inter-
task interferences that impact energy consumed and how energy consumption for a
task deviates from the reference. ES, PTA and PTEM have prediction errors above
25% across all workload types and core counts and, on average, all of them produce
deviations above 70% on average. On the other hand, SEA has consistent prediction
accuracy which has error below 3% across all workload types and core counts, thus
showing the excellent improvement of the method. When using SEA-SATD, whose
hardware cost is lower, the error only grows to 4%. For the sake of completeness Ta-
ble IV shows the standard deviation for SEA-SATD. As shown, the variation of the
prediction error across the whole set of workloads is moderate. Overall, SEA-SATD is
highly accurate and far more better than any state-of-the-art method.
Fig. 3. LLC energy accounting error, under CMP 4, 8 cores setup, using I, X, M types workloads
Table IV. SEA-SATD prediction error standard deviation.
I X M I X M
4 cores 3.5% 4.3% 3.7% 8 cores 4.8% 4.2% 6.1%
4.3.4. Energy Oriented LLC Allocation. In this section we present a case study that shows
how to use SEA as a powerful mechanism enabling energy savings. Similar approaches
have been proved effective for performance optimizations [Mars et al. 2010; Tang et al.
2011; Mars et al. 2011]. Those approaches show that the performance gain could be
significant when performance can be accurately accounted. By tracking the tasks run-
ning in a workload, SEA accurately estimates the energy consumed by each task under
each number of allocated LLC ways, thus enabling efficient LLC space allocation algo-
rithms with no need to run all programs under all configurations. In this section, we
use a simplified scenario to show the potential on energy saving if we can choose the
most optimal resource allocation scheme for tasks in a multi-benchmark workload re-
gardless of the system throughput and per-task performance. In this case, we assume
a CMP architecture with non-shared LLC, in which each task accesses its allocated
LLC space exclusively. In this experiment, we have included the energy consumption
of the memory. The memory system is simulated using DRAMsim2 [Rosenfeld et al.
2011], which is connected to our processor simulator. The power model in it is ob-
tained from MICRON data sheets [Micron 2007]. Memory energy accounting is not in
place and decisions regarding the most convenient cache partition are performed only
based on core and LLC energy accounting. Thus, if memory energy accounting was in
place there would be potential for identifying better cache way partitions to further
increase the energy saving. Sensible memory energy accounting would need a specific
technique, which is part of our future work. Based on the fact that per-task memory
energy metering has already been proposed [Liu et al. 2014] and SMT core and LLC
energy accounting has been proved doable on top of energy metering, we do not expect
any impediment in devising accurate memory energy accounting techniques.
At first, based on PTEM measurements, we can observe that benchmarks have var-
ious energy profiles with different number of allocated LLC ways. For some bench-
marks, their consumed energy increases with more LLC ways. This is due to the corre-
spondingly increased LLC power overlaps the reduction on execution time benefit from
more LLC space. In contrast, the energy consumption of some benchmarks decreases
with more allocated LLC ways. Analogously, this happens because their LLC misses
Fig. 4. Energy saving with varied LLC space allocation, comparing with fair allocation
reduce sharply with more cache space allocated, which significantly improves their
performance. Also, there are several benchmarks with varying behavior. For those
benchmarks, till a given point, allocating more LLC ways pays off because the en-
ergy saved due to the reduction in misses is higher than the extra energy consumed by
those ways. Beyond that point, their LLC misses do not further significantly decrease
and then, the energy consumed is increased.
Therefore, in this section we classify benchmarks differently from what we showed in
Section 4.3.1, since this helps to better understand the different characteristics across
benchmarks. In particular we divide programs into 3 categories: those whose energy
increases as LLC space increases (i), those whose energy decreases as space increases
(d), and the remaining ones that have a U-shape trend (u). i programs do not make
efficient use of the cache space, so increasing LLC space will simply increase their
maintenance and leakage energy. They all have minimized energy consumption when
only 1 LLC way is allocated. In contrast, d programs exploit LLC space efficiently, so
they minimize their energy consumed when they are allocated all LLC ways. Finally,
u programs minimize their energy consumption with a number of ways larger than 1
and smaller than the whole cache space.
We compare the energy savings with the best LLC allocation with a fair share allo-
cation where each task gets the same number of cache ways. In Figure 4, bars show
average energy saving across workloads in a particular category while the lines on
top of them show the maximum savings. Workloads are built by combining half of the
benchmarks of one type and half of them of another type.
As shown, the lowest average energy savings correspond to the cases where all
benchmarks are of type i (ii case) or of type u (uu case). This is expected as i type
benchmarks have a near constant active energy consumption, and the optimal main-
tenance and leakage energy remain roughly constant regardless of how space is split.
In the case of uu workloads, the baseline space distribution is already close to the opti-
mal one as each program needs a fraction of cache space somehow in the central part
of the distribution. In other cases it is easy to find some benchmarks with different
sensitivities to the amount of cache space, so there are workloads with energy sav-
ings between 10% and 40%. This results confirm how SEA can be used to enable other
energy saving techniques.
5. SEA FOR MULTICORES: SMT CORES
This section introduces our approach for SEA in the presence of SMT cores. Following
the same methodology in LLC, we first present the ideal SEA model in core and then
a feasible, yet accurate, implementation. Finally, we evaluate the accuracy of our im-
plementation for SMT cores and for a CMP architecture with shared LLC and SMT
cores.
5.1. Ideal SEA for an SMT Core
Active, maintenance and leakage energy are accounted separately, as in the case of the
LLC.
Sensible SMT core active energy accounting. Active energy depends on the
number of actions performed in each hardware component by a task Ti. Therefore,
ideally we would like to track the number of actions that would be performed by Ti in
each resource if it was allowed to use MN of this resource exclusively. While defining
M
N
of the resources is relatively easy for storage resources (e.g., caches, register files, issue
queues, etc.), bandwidth resources (e.g., fetch bandwidth, issue bandwidth, etc.) can be
split by allowing different tasks to use a fraction of the bandwidth [Huang et al. 2003b].
However, other resources such as functional units may need to be split in a different
way. Given a partition granularity of N , if a task is allocated MN of the resources, this
bandwidth splitting can be achieved exactly by allowing this task to use all resources
during M out of N cycles. Still, in order to provide homogeneous behavior, we do so by
providing the closest fraction to MN every cycle. For instance, if we have 4 adders and a
task is allocated 12 of the resources, it will get 2 adders every cycle. Similarly, if there
are 2 adders and a task is allocated 14 of the resources, it will get 1 adder every two
cycles.
Active energy is, therefore, accounted as follows:
E
M
N
LLC
act (Ti) =
Res∑
k=1
Actions(k)∑
j=1
Num
M
N
k
action(k)j
(Ti)× E(k)actionj
 (7)
Res stands for the number of different resources in the SMT cores, Actions(k) for the
number of action types in resource k,Num
M
N k
action(k)j
(Ti) for the number of actions of type
j performed by task Ti in resource k when given MN of this resource, and E(k)actionj for
the energy of one action of type j in resource k.
Sensible SMT core maintenance energy accounting. In order to determine the
maintenance energy to be accounted to one task Ti when given MN of the core resources,
we use the same approach as in [Liu et al. 2013]. First, we classify resources into two
different categories: occupancy-based (oRes) and non-occupancy-based (nRes). Main-
tenance energy for oRes is accounted exactly as for the case of the LLC. Conversely,
nRes maintenance energy (e.g., selection logic in the issue queue when no instruction
is ready) is simply split proportionally to the fraction of resources allocated. Thus,
maintenance energy is accounted as following:
E
M
N
core
main (Ti) =
∑oRes
k=1 E
M
N
k
main(Ti) +
M
N
×∑nResk=1 (∑ExecTimeMN core(Ti)x=1 EMN kmain(x)) (8)
E
M
N k
main(Ti) for oRes is obtained as for the LLC (see Equation 2). ExecT ime
M
N core(Ti)
stands for the execution time of Ti when given MN of the core resources and E
M
N k
main(x) is
the maintenance energy consumed by resource k in cycle x when Ti executes with MN
of the resources.
Sensible SMT core leakage energy accounting. Leakage energy can be ac-
counted using the same methodology as in the LLC. Given a fraction MN of the core
resources, leakage energy accounted to task Ti derives from the core leakage power
per time unit (P coreleak ) and the execution time of Ti with
M
N of the core:
E
M
N
core
leak (Ti) =
M
N
× P coreleak × ExecT ime
M
N
core(Ti) (9)
5.2. Implementation of SEA for an SMT Core
Tracking the activities of a given task Ti in all resources in the core is unaffordable.
Instead, we propose periodically running a task Ti in isolation with a given fraction
of the core resources and directly measure the energy, based on which we account
the energy sensibly. Thus, we make use of the Micro Interval Based Time Accounting
(MIBTA) approach introduced in [Luque et al. 2012], which has been used for per-
formance accounting, and PTEM [Liu et al. 2013] for per-task energy measuring to
derive the accounting energy to Ti. MIBTA divides execution time into time intervals
in which the execution of running tasks are sampled alone in turn. During these sam-
ple phases, while one task has been granted the use of all resources in the core, the
other running tasks are stalled temporarily. In our case, we need to carry out such
sampling, but only allowing Ti to use MN of the core resources. The purpose of using
these approaches is to sample Ti’s energy consumption periodically when it uses MN of
the core resources alone. During the sampling phases, PTEM can be used to measure
Ti’s actual energy consumed in the core. PTEM provides accurate measurements of
the active, maintenance and leakage energy consumption in the core, so their addition
during the sampling intervals provides an accurate estimate of the energy accounting
to Ti.
In the case to account active energy, the metered energy is nearly the energy that
needs to be accounted. However, maintenance and leakage energy to account are cor-
responded to the fraction of maintenance and leakage energy of the whole core. Thus,
SEAcore is estimated as follows:
E
M
N
core
act (Ti) = P
M
N
core
act,PTEM (Ti)× ExecT ime
M
N
core
MIBTA(Ti) (10)
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main (Ti) =
M
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M
N
core
main,PTEM (Ti)×ExecT ime
M
N
core
MIBTA(Ti) (11)
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×P
M
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core
leak,PTEM (Ti)×ExecT ime
M
N
core
MIBTA(Ti) (12)
P
M
N core
act,PTEM (Ti), P
M
N core
main,PTEM (Ti) and P
M
N core
leak,PTEM (Ti) stand for the active, maintenance
and leakage power respectively estimated by PTEM mechanism when running Ti dur-
ing sampling periods.ExecT ime
M
N core
MIBTA(Ti) stands for the execution time predicted dur-
ing the MIBTA phases when Ti is running with MN of the core resources.
Before entering the MIBTA phases (every 2.6 million cycles [Luque et al. 2013]), the
execution of all tasks is stalled. Then, a controller restores the execution of a particu-
lar task to allow it run alone in the core for 50,000 cycles to warm up. When time is
up, controller grants it another 50,000 cycles, during which some specified events are
monitored to predict its execution time and energy consumed in such condition. The
state of the other tasks is stored in the LLC when they get stalled, and their execu-
tion is restored after each MIBTA phase. In order to provide SEAcore capability, right
after stalling the execution of the other tasks, the core is reconfigured to use MN re-
sources. Adaptive processors (or reconfigurable processors) have already been studied
in the past to reduce power consumption [Huang et al. 2003b; Albonesi et al. 2003;
Dhodapkar and Smith 2002]. In each component, such as the branch predictors and
the buffers [Huang et al. 2003a], register files [Homayoun et al. 2008; Abella and Gon-
zalez 2003], issue queues [Folegnani and Gonza´lez 2001; Petoumenos et al. 2010; Ca-
zorla et al. 2004], caches [Suh et al. 2002; Albonesi et al. 2003; Qureshi and Patt 2006],
functional units, and fetch, decode and issue bandwidth [Huang et al. 2003b; Albonesi
et al. 2003; Dhodapkar and Smith 2002], power gating techniques have also been pro-
posed with minimal area and energy overheads to power down different sections, with
negligible impact on the delay.
With these techniques that already in place, in the cache-like blocks, SEAcore can
assign MN of the ways to Ti during the MIBTA phases with the remaining ways power
gated. Similarly, during the sample phases, Ti is only allowed to use MN entries in the
SRAM-like components, such as the issue queues and renaming registers, etc. In con-
trast, non-occupancy-based blocks are reconfigured in a way that MN of the bandwidth
and the resources can be used in every cycle. If this fraction cannot be applied exactly,
it is enforced the closest value while still allowing Ti to progress. For instance, if Ti is
entitled to use 12 of the resources and there are 3 adders, it will be allowed to use either
1 or 2. In this case we break the tie providing the lowest value (1 adder) given that for
some resource fractions can only be rounded up (e.g., if there is just 1 integer mul-
tiplier). SEAcore has considered ALUs, on-chip network bandwidth, as well as fetch,
decode, issue and commit bandwidth. Note that during each MIBTA phase, some in-
structions may be squashed (i.e. when tasks are stalled to run one of them in isolation).
They are reexecuted when the corresponding task is resumed since the program state
(register contents) has been saved. In addition, the stalled task may have their used
cache lines evicted by the running task, and thus incur extra cache misses. The result
performance loss is detailed in [Luque et al. 2013] and described in later sections.
5.3. Putting It All Together
We have introduced the SEA proposals in LLC and SMT core separately, the correla-
tion must be taken into account when integrate them. In general, there is no conflict
on the configurations of SEALLC and SEAcore, in the sense that one can use any frac-
tion of its resource. Note that SEAcore needs to account energy of each task in the core
sequentially by sampling them one after another in a particular order. However, the
SEALLC does not impose any constraint on how tasks must run to account their en-
ergy. Therefore, while MIBTA, needed by SEAcore, sample one task at a time in any
particular core, this can occur while other tasks run in other cores. Thus, the overhead
of serializing tasks execution for sampling is limited by the degree of multi-threading
in one core, but not by the number of tasks in the whole processor chip. Therefore,
one can sample tasks in different cores simultaneously in a way that scalability is not
challenged when a large number of cores is in place.
Tasks interacting in the L1 cache have an impact on the number of LLC accesses, po-
tentially causing inaccuracy in SEAchip. To eliminate this effect, we monitor the num-
ber of LLC accesses per instruction during MIBTA phases when tasks run in isolation
and thus have exclusive access to the L1 cache. The resulting LLC access frequency is
assumed constant until the next MIBTA phase.
Table V. SEA hardware requirements
Description HW overhead (8 core)
(S)ATD ATD with sampled sets Total of 1920B per task, e.g.
LRU stack distance counter 0.7% of the LLC space
ITCA logic to determine IT misses Negligible
logic to account CPU cycles
Reconfig.
core
Branch predictor and
buffers [Huang et al. 2003a],
register file [Homayoun et al.
2008], issue queue [Foleg-
nani and Gonza´lez 2001;
Petoumenos et al. 2010;
Cazorla et al. 2004], ALU,
and fetch, decode and issue
bandwidth [Albonesi et al.
2003].
Negligible
MIBTA CycleAccountMIBTA 2B per task
InstCommitMIBTA 2B per task
PTEM Energy Metering Registers 0.63% chip area overhead,
Occupancy Counters 0.3% energy overhead [Liu
et al. 2013]
SEA Energy Accounting Regis-
ters
2 counters of 4B per task
Target core and LLC re-
sources
2 counters of 4B per task
SEA hardware support and overhead. Regarding the hardware support in-
curred overheads, SEA mostly inherits them from PTEM and MIBTA, as shown in
Table V. Such overhead has been proved low, as can be seen in the same table with a 8-
core configuration. Both PTEM and MIBTA require the SATD, whose area overhead is
around 0.7% of the LLC [Qureshi and Patt 2006; Luque et al. 2012; Luque et al. 2013].
Few extra registers are needed by PTEM and MIBTA with negligible area overhead. In
terms of energy, overheads are largely below 1%, which have been reported for PTEM,
and they have been shown not to grow with the number of cores [Liu et al. 2013].
MIBTA also introduces some performance overhead, which ranges between 1.0% and
3.2% [Luque et al. 2013]. Given that we have enhanced the MIBTA approach by allow-
ing sampling tasks in all cores simultaneously instead of serializing task samplings
across cores, the overhead is mildly reduced and does not grow with the number of
cores. Our results show that MIBTA performance overhead remains around 2% on av-
erage regardless of the number of cores. In terms of energy, reconfiguring components
in the core needs little extra logic to perform clock (or power) gating of unused parts
during MIBTA monitoring periods. Such logic has been proven to have negligible area
and power overhead and, in fact, it has been used to implement low power mechanisms
sharing the costs [Huang et al. 2003a; Homayoun et al. 2008; Folegnani and Gonza´lez
2001; Petoumenos et al. 2010; Cazorla et al. 2004; Albonesi et al. 2003]. Finally, SEA
incurs very low overhead on its own due to those registers to store the accounted en-
ergy per task for the target core and LLC resources.
Other considerations. SEA may require considering temperature and voltage
changes due to DVFS. We note that the LLC typically operates in a separate voltage
domain as its voltage cannot be easily decreased. Memory cells are sized to maximize
integration, thus small transistors are used which are highly susceptible to process
variations requiring high voltage operation to read/write cells. Still, this is not a con-
cern given that LLC active energy is low and idle banks are typically kept at lower
voltages. Temperature variation is negligible in the LLC as its low activity keeps it at
a mostly constant temperature.
Regarding the core, we note that DVFS becomes harder to use due to the need for
decreased voltage for energy savings and increased minimum operating voltage to tol-
erate process variations [Bickford et al. 2008]. As a consequence, the acceptable voltage
range narrows down in each technology generation. On the other hand, temperature
variations in the core can occur. SEA can deal with voltage and temperature variations
in both the core and the LLC by having as many energy constants (those that need to be
provided by the chip vendor) as valid combinations of voltage and temperature ranges
are allowed for the corresponding hardware block. For instance, if the processor can
operate at 0.8V, 0.9V and 1.0V, and temperature ranges are discretized as 320K-330K,
330K-340K and 340K-350K degrees, then 9 sets of constants are required to update
the energy accounted to the tasks depending on the current voltage and temperature.
Conversely, the ATD (or SATD) and the logic to predict whether accesses would hit
in cache do not need to be changed given that such information is voltage and tem-
perature independent. Overall, the overhead of this approach is low as few hardwired
constants need to be replicated.
Some Operating System (OS) support is needed to read energy accounting regis-
ters(EARs) when context switch. This issue is analogous to the case of PTEM. In par-
ticular, we must expose to software the EARs for each hardware thread so that on a
context switch the OS can reset it when a task is scheduled in and read it when it is
switched out, its value is aggregated to the corresponding task. On a context switch,
the contents of the ATD (or SATD) will likely differ from those that would be had if the
task was run to completion without being scheduled out. This might have some impact
on SEA accuracy. However, we have verified empirically that tasks typically fetch their
working set to different cache levels in less than 200,000 cycles, which is less than 0.1
ms in a processor operating at 2GHz. On the other hand, OS quanta vary from 4ms to
100ms for common Linux and Windows implementations, thus making context switch
inaccuracy negligible – such inaccuracy falls below the inaccuracy of SEA method it-
self –. Moreover, many tasks are not scheduled out on a context switch, thus further
reducing such inaccuracy.
The actions performed by the OS working on behalf of a given task (e.g., on a system
call) are assumed to be part of such task, so the OS accounts such energy to that
task. The energy accounted to other OS activities (i.e. ‘housekeeping’ activities) can be
evenly distributed across all running tasks, although any other policy can be followed
to distribute OS energy based on the EAR registers exported by SEA.
With such OS support, applying SEA to multi-threaded applications is simple since
no additional hardware change is required. In fact, the OS can implement different
mechanisms to account the energy to multi-threaded applications by reading EARs
and interpret the values in different ways. We illustrate some of these choices with a
simple example: let us assume a N-thread multi-threaded application running on a N-
core CMP, where only the LLC is shared. In this case, we account each thread E
1
N
LLC(ti)
as if the LLC is fairly shared across threads (cores) so that each one is given 1N of the
LLC. Upon the completion of one thread, the OS can choose to read EAR of that thread
and add its value to the total energy accounted to the application. Then, the OS can
keep accounting the remaining threads in the same way until they all finish. Alter-
natively, the OS can read the EAR values of all active threads upon the completion of
one thread, and add those values to the application’s accounted energy. Then, the OS
can account the remaining threads until another one finishes by assuming that they
have extra LLC space to use. For instance, when the first thread finishes each of the
remaining threads will be accounted for E
1
N−1
LLC (ti) of the LLC space until another one
finishes. The later approach is feasible as long as the thread completion and populating
frequency do not exceed the OS quanta.
Fig. 5. SEAcore prediction error, under 2, 4 SMT cores setup, using I, X, M types workloads
5.4. SEAcore accuracy evaluation
In this section, we evaluate the accuracy of SEA approach in SMT cores. In order to
account for the error of the core model, we discount the effect of the shared LLC in
this experiment. In particular, the LLC energy accounted to a given tasks is obtained
assuming that the full LLC space has been allocated to it. Therefore, energy variations
can only come from the error of the core energy model.
We consider 2- and 4-way SMT core setups. Analogously to the LLC, the ES and
PTEM models lack of the flexibility and adequate accuracy to predict the energy one
task has with a fraction of the core, so we do not show them in the chart. On average,
ES model has over 38% prediction error, while PTEM has over 27% prediction error,
when comparing their output with the energy one task should have consumed with the
full core.
The prediction error for SEA is shown in Figure 5. We observe that, across all setups
and types of workloads, SEA has stable prediction accuracy. For X type workloads,
the average prediction error is rather higher than the others. We have also shown
the standard deviation of SEA prediction error in the figure. While X type workloads
have also higher variation than the others, such variation remains rather low for all
workloads and setups. Nevertheless, SEA accuracy is still very high.
5.5. SEAchip accuracy evaluation
In this section, we combine the SEA in LLC and in core. Actually SEAchip is flexible
with different combinations of SEALLC for MN of LLC and SEAcore for
Mˆ
Nˆ
of core.
We analyze all configurations where each task is accounted for half (1/2 core) or all
(1 core) core resources, and for any number of cache ways between 1 and 16. Aver-
age off-estimation is shown in Figure 6 across the different configurations. The x-axis
corresponds to the different number of cache ways (from 1 to 16). It can be seen that
error is in the range 4%-8% on average. In general, higher accuracy is attained when
accounting energy for 1/2 core given that accuracy for the LLC is higher than for the
SMT core, and the total energy to be accounted to the core under the 1/2 core setup is
lower. We also observe that higher accuracy is achieved for lower cache ways counts.
This occurs because miss rates are normally higher when fewer LLC ways are allo-
cated, and thus, increase the portion of active energy. Although the extra misses lead
to more inaccuracies to the execution time prediction, fewer LLC ways contribute low
maintenance and leakage power so less impact when compared with the increased but
accurately estimated active energy.
Fig. 6. SEAchip prediction error for a 4 SMT core setup and 16-way LLC
Fig. 7. The deviation of mispredicted energy account to tasks running in 8-task workloads under 4-core
SMT setup and 16-way LLC
Overall, SEA achieves very high accuracy estimating energy consumption under a
given fraction of resources despite the fact that it is estimated under workloads where
many resources are shared in many different ways.
5.6. Energy accounting variability when using ES, PTEM and SEA
In order to illustrate the main conceptual differences between ES, PTEM and SEA,
in this section we analyze the variation in terms of energy consumed and in terms of
misprediction w.r.t. the energy that should be accounted. As for the actual energy, we
make use of the ideal per-task energy metering model proposed in [Liu et al. 2013],
which stands as a oracle version of PTEM that disregards the cost to measure energy.
We consider that the per-task energy measured by this model is the best approximation
to the actual energy consumed by tasks, thus, labeled as ACTUAL in the plot. Since all
solutions compared (ES, PTEM and SEA) have negligible energy impact in practice,
the actual energy consumed is essentially the same, so we just plot one column for
ACTUAL. Note that accounting for an homogeneous share of the resources across tasks
is the only case where ACTUAL, ES and PTEM can attain some degree of accuracy. In
contrast, SEA is able to account energy for arbitrary fractions of the shared resources.
Therefore, for comparison purposes here we only consider an homogeneous share of
the resources for each task.
In particular we analyze the energy accounted to task Ti running in an SMT core
of a 4-core 16-way LLC, when half of the core resources and 2 ways of the LLC are
accounted to it. In other words, Ti is accounted for exactly 1/8 of the resources of the
processor, as it is able to run up to 8 tasks simultaneously. Figure 7 shows the aver-
age and maximum energy prediction errors. In particular, we obtain for each bench-
mark its range of variation (maximum minus minimum energy) w.r.t. to its energy
consumption when running alone with 1/8 resources, and then we report in the figure
the average and maximum value across benchmarks.
We observe that the actual consumed energy has an average 15% prediction error
across benchmarks and the maximum error reaches 83%. When using ES model for
energy accounting, we observe that variations are significant. On average prediction
error is 22%, while the maximum for one benchmark reaches 130%. This would mean
that users would get 22% variations in the bills on average and those variations could
reach 130% for the very same task. In the case of using PTEM, results of the actual
implementation are very similar to those of the ideal PTEM model. On average the
prediction error is around 14% and in some cases it may be as high as 84%. This
reflects the fact that many tasks may significantly overuse/underuse the resources
w.r.t. a fair share of them. This affects their own energy consumption and co-runners
consumption. In contrast, SEA reduces the average error down to 4%, and maximum
is 19% for one benchmark. These prediction errors are far lower than those of ES and
PTEM and can be hidden from end users to some extent by the fact that the cost per
Watt also varies along time. SEA is able to accurately predict the energy consumed
with a fair share of the resources with negligible cost, as shown before, and allowing
tasks to freely share resources.
In addition, when we account one workload with the energy accounted to fhr = 1/8
resources of all its tasks, comparing with its actual energy consumption, we found the
actual energy saves on average 7.7% across all workloads because of resources sharing.
Thus, on one hand, datacenter operators can leverage the use of SEA to further reduce
the actually consumed energy by finding an optimal point to co-locate tasks like we
show in Section 4.3.4. On the other hand, SEA can qualitatively applying the energy
saving as discount to end users as mutual benefits.
6. CONCLUSIONS
The advent of CMPs allows running many tasks simultaneously, thus allowing re-
sources to be shared and, generally, optimizing energy efficiency. Unfortunately, the
energy consumed by a given task strongly depends on the set of co-runners, which cre-
ate different inter-task interferences. Therefore, energy consumption of a given task
with a given set of inputs can change noticeably across different executions. If energy
is used for billing, it is hard to defend charging end users largely different energy costs
for the very same service.
This paper introduces the concept of Sensible Energy Accounting (SEA). SEA allows
accurate estimation of the energy that would be consumed by a given task if it was
running with a given fraction of the resources, despite the fact that the task shares
resources in a multi-task workload. SEA, thus, opens the door to stable billing as well
as energy optimizations in CMPs. Our results show that SEA provides highly accu-
rate estimations for on-chip resources – as needed for billing – and can be used for
scheduling purposes achieving up to 39% energy savings.
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